

Selected Topics in VLSI Design

Project Presentation

Jakob Heller, Sebastian Behl


Dozenten:
Prof. Dr.-Ing. Dirk Timmermann
M.Sc. Christoph Niemann
M.Sc. Hannes Raddatz

Adder Structure

- n-bit input (two's complement)
- carry propagate adder
- n-bit ripple carry adder

$$\text{Area} = 7 * n$$

$$\text{Time} = 2 * n$$



Multiplier


- $n \cdot m$ bit input (two's complement)
- Signed Pezaris Array Multiplier

$$\text{Area} = O(n^2)$$

$$\text{Time} = O(n)$$

$$\begin{array}{r}
 1001 * 1101 \text{ (decimal : } -7 * -3\text{)} \\
 \hline
 + \quad 11111001 \text{ (1001 * 1, sign extension)} \\
 + \quad 00000000 \text{ (1001 * 0, sign extension, left-shift)} \\
 + \quad 111001 \quad \text{(1001 * 1, sign extension, left-shift)} \\
 - \quad 11001 \quad \text{(1001 * 1, sign extension, left-shift)} \\
 \hline
 00010101 \text{ (decimal : } +21\text{)}
 \end{array}$$

Optimization-Structure



Daitx F., Rosa V., Costa E., Flores P., Bampi S. 2008 VHDL Generation of Optimized FIR Filters , 2008 International Conference on Signals, Circuits and Systems.

Optimization

- Number representation
- faster and smaller CPA adder
- Pipelining
- booth- booth/wallace multiplier